Performance Enhancement w.r.t. Time in Hetrogeneous Network on Chip Architecture