International Journal of Latest Trends in Engineering and Technology pp.077-084 DOI: http://dx.doi.org/10.21172/1.IRES.09 e-ISSN: 2278-621X

MITIGATION OF HARMONICS IN MULTILEVEL INVERTER USING MSPWM & SVM TECHNIQUES

Dr.S.Sivakumar¹, S.Sowmiya² and S.Shangeetha³

Abstract- Cascaded Multilevel inverters are getting to be noticeably well known in the field of high power applications. These inverters delivers high power at the output side are favoured for industrial applications. This paper is chiefly focused on Modified Cascaded Multilevel inverter with decreased switches and harmonics. The control signals to the gate are engendered using MSPWM and SVM techniques. The objective of this paper is to diminish switches with increase in multilevel outputs which inherently reduces the cost and harmonics. The inverter is designed and developed in MATLAB[®] Simulink platform and results are obtained. The examination has been made on Total Harmonic Distortion (THD). The frame work prototype is developed using Power MOSFET Switches and THD is examined using Power Quality Analyser. The results are validated in both Simulation and Hardware.

Keywords – Cascaded Multilevel Inverter, Multiple Sinusoidal Pulse Width Modulation (MSPWM) and Space Vector Modulation (SVM), Total Harmonic Distortion (THD)

I. INTRODUCTION

Multilevel inverter is utilized ordinarily in the field of Power electronic industries because of its high reliability. Multilevel inverters are exceptionally dependable, exceedingly adaptable, high conversion efficiency, flexible adaptable to improve, low output switching frequency, low cost and the Switching losses is very less in semiconductor switches because of this favourable circumstances the multilevel inverters are well emerged trends in the area of high power applications. When the output level of MLI increases, the switching devices are increased. So the electromagnetic interference conduction noise levels are increased, although the output waveform is similar to sinusoidal and it has less THD.[8]

The different topologies of Multilevel inverter includes Capacitor clamped MLI, Diode clamped MLI, Cascaded MLI [3][4] type. All these topologies are used in different applications. In diode clamped MLI the cost is low but more than three levels the output gets limited. In Capacitor clamped MLI the capacitors have to be pre charged before using it. But Cascaded MLI produce different voltage level and it is easier to analyze. Cascaded multilevel inverters are used in motor drives and in electric vehicle drives. Hence for industrial applications cascaded MLI plays a major role. The seven level output is obtained by the conventional cascaded MLI shown in fig 1 which consists of 12 semiconductor switches. In this proposed cascaded MLI shown in fig 2, 7 switches and 3 diodes are used for seven level output. The multiple sinusoidal and space vector modulation strategies are used in this paper.

¹ Department of Electrical and Electronics Engineering Kings College of Engineering, Thanjavur

² Department of Electrical and Electronics Engineering Kings College of Engineering, Thanjavur

³ Department of Computer Science and Engineering, Kings College of Engineering, Thanjavur

II. CONVENTIONAL CASCADED MULTILEVEL INVERTER

The conventional cascaded multilevel inverter consists of 2 or more full converter. The full converter has 4 semiconductor switches which are triggered in order to get multilevel output. There are 3 separate DC sources, 12 semiconductor switches in a general 7 level MLI shown in fig 1.



Fig:1 General Cascaded MLI Circuit

The circuit has 3 dc sources V_{DC1} , V_{DC2} , V_{DC3} , and 4 switches for each bridge. The first bridge has power semiconductor switches namely S_{11} , S_{12} , S_{13} , S_{14} and for second bridge S_{21} , S_{22} , S_{23} , S_{24} are the power semiconductor switches and for third bridge S_{31} , S_{32} , S_{33} , S_{34} are the power semiconductor switches. The output voltage V_0 can be obtained across the first and third bridge. As the switches used in the conventional cascaded multilevel inverter is high, the cost and the switching losses tend to become higher.

III. MODIFIED CASCADED MULTILEVEL INVERTER

In a modified cascaded multilevel inverter shown in fig 2, the switching losses becomes less because it has only 7 Power MOSFET switches and 3 power diodes. The intricacy of the circuit is reduced because of less usage of switches. Moreover the modified cascaded MLI was more economical when compared to general cascaded MLI.



Fig: 2 Modified Cascaded MLI with Reduced Switches

Duration	ON Switches	ON Diodes	Voltage Levels
Positive Half	-	D_1, D_2, D_3	0
Cycle	S ₁₁	D ₂ , D ₃	$+ V_{DC}$
	S ₁₁ , S ₂₁	D_3	+2 V _{DC}
	S ₁₁ , S ₂₁ , S ₃₁		
		-	$+3 V_{DC}$
Negative	-	$\mathbf{D}_1, \mathbf{D}_2, \mathbf{D}_3$	0
Half Cycle	S ₁₁	D_2, D_3	-V _{DC}
	S ₁₁ , S ₂₁	D_3	-2 V _{DC}
	S ₁₁ , S ₂₁ , S ₃₁		
		-	-3 V _{DC}

The circuit has 3 separate DC sources namely V_{DC1} , V_{DC2} and V_{DC3} and the main power switches are S_{11} , S_{21} , S_{31} and for H-bridge S_1 , S_2 , S_3 and S_4 are used which is for inverter operation.

Table.1: Switching Table for Modified Cascaded Multilevel inverter

IV. OPERATION OF MODIFIED CASCADED MLI

The conversion unit of the proposed inverter has a power switching device in series with the voltage source and a diode. The number of output levels depends on the number of conversion unit. The output V_{DC} is obtained when triggering S_{11} . Similarly $+2V_{DC}$ is obtained as output voltage as a addition of V_{DC1} and V_{DC2} when triggering S_{11} and S_{21} . The output $+3V_{DC}$ is obtained when all the switches are triggered together.

The unidirectional output levels are converted into bidirectional with the use of H-bridge. In the H-bridge, S_1 and S_4 are ON during positive half cycle and S_2 and S_3 are ON during negative half cycle. Table 1 shows the operation of switches during positive and negative half cycle. The output waveform of modified cascaded multilevel inverter is shown in fig 6.

The number of output levels = $1 + (2^* \text{ Number of DC sources})$

V. MODULATION STRATEGIES

I) MSPWM Strategy

The multiple sinusoidal signals are compared with the carrier signal in order to get the desired pulse width [2][5]. The gate pulses are obtained by comparing three sinusoidal waveforms with a single carrier. The output frequency is same as that of the reference waveform.

The frequency modulation and the amplitude modulation are given by

 $M_f = f_c / f_m$

 $M_a = 2A_m / (N-1) Ac$

Where f_c = frequency of the carrier signal.

- f_m = frequency of the modulating signal.
- A_c = amplitude of the carrier signal.
- A_m = amplitude of the modulating signal.
- N = number of levels.



III) SVPWM Strategy

The reference signal is sampled regularly for multiphase ac generation in space vector PWM technique [1][7]. Switching control signals are produced by the SVPWM technique. SVPWM provides low current ripple, low output harmonic distortions when compared with sinusoidal PWM. Also hardware implementation of SVPWM is quite easier.



Fig: 3 Space Vector diagram of a multilevel inverter

The $\alpha\beta$ -plane represents the reference vector. The three- dimensional plane is transformed into two dimensional plane which consist the vectors of the three phases. The switches being ON or OFF are determined by the location of the reference vector on this $\alpha\beta$ -plane [7].



Fig: 4 Reference vector in the two and three dimensional plane

VI. SIMULATION RESULTS

Before hardware implementation the circuit is implemented through MATLAB/SIMULINK. . The seven level inverter circuit is simulated in fig.5 and results of output voltage and THD is shown in fig.6



Fig: 7 MATLAB/Simulink Model of Modified Cascaded 7-Level Inverter (MSPWM)



Fig: 8 Seven level output for MSPWM



Fig: 9 FFT Analysis for MSPWM



Fig: 10 Gate pulse generation of SVPWM



Fig: 11 Seven level output for SVPWM



Fig: 12 FFT Analysis for SVPWM

VII. HARDWARE IMPLEMENTATION

In the hardware implementation of seven level inverter IRF840 MOSFET is used .Simple driver circuits are needed for IRF840 MOSFET. From the microcontroller, gate driver circuit for boosting the pulses is obtained. For the generation of multiple sinusoidal pulses and space vector pulses, programs are written by using PIC16F877A. The power quality analyzer analyzes the THD value and the value is 17.04% for SVPWM and 25.06% for MSPWM.



Fig: 13 Hardware Setup for SVPWM based seven level inverter



Fig: 14 Seven level output waveform of SVPWM by using Power Quality Analyzer

	<u> *</u> *			SYSTEM _	VIEW	TIME	E PLOT \]	EVENT	STATUS
CH	1		CH	4	50Hz	I	NTERNAL I	MEMORY	SETTING
ITTPZW	<u> 150v </u>	5A IL OFF	יששאַי		PLL: U			MEMORY	RECORDING
Real	lime Viev	v				T - :	50.0	UUHZ	[[ANALYZING]
	H1] [C		'OF	iHarmUN					
1:	100.00	15.96	2:	2.97	7.28	THD	17.04	42.87	WAVE
3:	3.08	10.42	19:	1.10	4.49	35:	0.59	3.84	VOLT/CURR
4:	4.86	4.82	20:	0.47	1.42	36:	0.21	0.79	VOLTAGE
5:	2.57	33.19	21:	1.00	4.27	37:	0.37	0.77	CORRENT
6:	2.05	2.46	22:	0.28	0.61	38:	0.75	1.01	VECTOR
1 7:	0.67	10.55	23:	0.87	1.55	39:	0.58	2.03	VECTOR
8:	8.94	1.08	24:	5.49	1.23	40:	1.80	0.89	
.9:	1.10	0.92	25:	0.70	1.24	41:	0.40	1.17	
10:	0.53	0.94	26:	0.76	2.41	42:	0.30	1.00	DMM
11:	0.66	1.32	27:	0.66	0.99	43:	0.32	1.19	POWER
12:	0.94	6.56	28:	0.34	2.16	44:	0.34	2.61	VOLTAGE
13:	0.65	1.36	29:	0.78	1.14	45:	0.27	0.81	CURRENT
14:	0.91	4.65	30:	0.97	0.88	46:	0.39	1.37	DUDUE
15:	9.99	0.51	31:	2.37	0.84	47:	0.88	0.71	HARMONICS
16:	0.57	1.37	32:	0.62	1.19	48:	0.36	0.65	GRAPH
17:	1.14	1.15	33:	1.07	1.50	49:	0.29	1.13	LIST
18:	1.14	0.68	34:	0.51	1.06	50:	0.28	1.32	
	L						11		2013/04/18
▶ □									11:33:25

Fig: 15 THD measured by using Power Quality Analyzer

VII.CONCLUSION

This paper analyzed the PWM technique for 7 level inverter with two different PWM signals (sine and space vector). The value of THD during hardware implementation is slightly higher than that of simulation results due to the switching losses. The THD has been reduced by this control technique and without filter the output is obtained which is similar to sinusoidal waveform. The cost and switching losses are reduced by the modified cascaded multilevel inverter.

Table 3 Comparison between SVPWM and MSPWM

Modulation	Total Harmonic Distortion Analysis			
Techniques	Simulation	Hardware		
SVPWM	11.43%	17.04%		
MSPWM	18.63%	25.06%		

Among the two modulation strategies, the THD of SVPWM technique is lower than MSPWM technique as shown in table 3.

ACKNOWLEDGEMENT

The authors would like to thank the management of Kings College of Engineering, Punalkulam, Thanjavur for supporting to do the research work and publish it.

REFERENCES

- [1] Felipe B. Grigoletto, Márcio Stefanello, Guilherme S. da Silva "Space vector pulse width modulation for Modular Multilevel Converters" IEEE, International Conference On Industrial Electronics Society (IECON 2016) Oct. 23-26, 2016.
- [2] P.Jamuna, C.Christober Asir Rajan "MSPWM & MTPWM Techniques for Asymmetric H-Bridge Multilevel Inverter" IEEE, International Conference On Advances In Engineering, Science And Management (ICAESM -2012) March 30, 31, 2012
- [3] Mariusz Malinowski, Senior Member, IEEE, K. Gopakumar, Senior Member, IEEE, Jose Rodriguez, Senior Member, IEEE, and Marcelo A. Pérez, Member, IEEE. A Survey on Cascaded Multilevel Inverters -IEEE Transactions on Industrial Electronics, VOL. 57, NO. 7, July 2010.
- [4] Zhong Du1, Leon M. Tolbert2,3, John N. Chiasson2, and Burak Özpineci3. A Cascade Multilevel Inverter Using a Single DC Source.
- [5] D. Holmes, and T. Lipo, Pulse Width Modulation for Power Converters Principles and Practice, 2003.
- [6] N. A. Rahim and J. Selvaraj, "Multi string five-level inverter with novel PWM control scheme for PV application," IEEE Trans. Power Electron., vol. 57, no. 6, pp. 2111–2123, Jun. 2010.
- [7] G.Narayanan, Harish K. Krishnamoorthy, Rajapandian Ayyanar and V.T.Ranganathan, "Space vector Based Hybrid PWM technique for Reduced Current Ripple," IEEE Trans. Industrial Electron. Vol. 55, no. 4, April 2008.
- [8] P. Narasimman, E.Latha Mercy "Design and Comparison of Controller for the Reduction of Conducted Electromagnetic Interference in an Inverter" in Emerging Technology Trends in Circuits and Systems of Circuits and System. ISSN: 2153-1293, Vol. 7, No.7 P.NO:1167-1176. (2016).