International Journal of Latest Trends in Engineering and Technology Vol.(8)Issue(1), pp.366-371 DOI: http://dx.doi.org/10.21172/1.81.047 e-ISSN:2278-621X

DESIGN OF VITERBI DECODER USING HYBRID REGISTER EXCHANGE METHOD FOR LOW POWER APPLICATIONS

Surekha K. Tadse¹ and S.L.Haridas²

Abstract- With increasing demand of wireless multimedia business, it is necessary to call for strict criterion on speed and power consumption of portable devices. Viterbi Decoder serves as an important role in error correction of communication devices.Significant power reduction can be achieved by modifying the design and implementation of viterbi decoder. In this paper we proposed the methods for survivor path storage and decoding as traceback (TB) and register exchange method (REM).REM cosumes large power and area, due to huge switching activity.The problem of switching activity of Viterbi decoder can be reduced by combining TB and REM and the method called Hybrid Register Exchange Method (HREM).The Viterbi decoder is designed using REM, HREM and simulated on Xilinx tool and power is calculated on Xilinx power analyser. As the switching activity is reduced in HREM the viterbi decoder achieves reduction in power in HREM as compared with REM.

Keywords - Viterbi decoder, Traceback, REM, HREM

I. INTRODUCTI ON

The Viterbi decoder algorithm proposed in 1967 by Andrew J. Viterbi is a decoding process for convolution codes in memoryless noise. Viterbi decoder algorithm is an exact recursive algorithm for finding the shortest path through a trellis, and thus is actually an optimum trellis decoder. it is capable of handling extremely high speeds (tens of megabits). In Mobile station baseband modem [3], the Viterbi decoder consumes more than one-third of the chip area and the power dissipation of the baseband modem Therefore, a low-power implementation of the Viterbi decoder is a significant practical matter.

For viterbi decoder [10] there are two well known methods for survivor path storage and decoding, the Trace- back method (TBM) and Register Exchange method (REM). In trace-back method, memory requirement is high. TBM is the preferred method used in Viterbi decoders having large constraint length and high performance. However, the TBM has drawbacks, which requires last-in-first-out (LIFO) buffer and has to use multiple read operations for high speed operation. This multiple operation results in complex control logic. The REM is logically simple,

¹ Department of Electronics Engineering G.H. Raisoni College of Engineering Nagpur, Maharashtra, India

² Department of Electronics & Telecommunication Engineering G.H. Raisoni College of Engineering Nagpur, Maharashtra, India

but it will consume large power and area, due to huge switching activity. The problem of switching activity of viterbi decoder can be reduced by combining TB and REM that is Hybrid Register Exchange Method (HREM).

The following sections are arranged as follows .We first briefly review the Convolutional encoder with all components in sections and about the decoding methods using REM and HREM Methods.

II. CONVOLUTIONNAL ENCODER

A Viterbi decoder and Convolutional encoder operate by finding the most likely decoding sequences for an input code symbol stream. A convolutional encoder is selected for error correction with digital mobile communication. Binary convolutional encoder can be implemented using shift registers and exclusive-OR gates (modulo-2 adder)

We have designed convolutional encoder with (3, 1, 2) specification ie (n, k, m) where n is input bits of encoder, m is number of memory elements and code rate of convolutional encoder is given by k/m i.e 1/2. Convolutional encoder with two shift register and two XOR gates which produce two bits output i.e Out0 & Out1 for single bit of input.



Figure 1. Block diagram of convolutional encoder K=3, k=1, n=2

$Out0 = Input \bigoplus FF1 \bigoplus FF0$	(1)
$Out1 = Input \bigoplus FF0$	(2)

III.VITERBI DECODER

At the destination, the decoder utilizes the trellis diagram to decode the received stream by finding the sequence with the maximum likelihood. Viterbi decoder consists [11] of three basic computation units. The branch metric Unit (BMU), the Add-Compare-Select Unit (ACSU) and the Trace Back Unit (TBU). The BMU calculates the branch metrics by Hamming distance or Euclidean distance, and the ACSU calculates a summation of the branch metric from the BMU and previous state metrics, which are called the path metrics. After this summation, the value of each state is updated and then the survivor path is chosen by comparing path metrics. The TBU processes the decisions made in BMU and ACSU, and outputs the decoded data.



Figure 2. Viterbi Decoder

IV.REGISTER EXCHANGE METHOD

As shown in Figure3. a register is assigned to each state contains information bits for the survior path throught the trellis. The register keeps partially decoded output sequence along the path. The register exchange method eliminates the need to traceback since the register of final state contains the decoded output, but it requires the complex hardware due to the need to copy the content of all the registers from state to state.



Figure 3. Register Exchange Method

V. HYBRID REGISTER EXCHANGE METHOD

Hybrid Register Exchange method is combination of register exchange method and Traceback method hence the name Hybrid register exchange method. This method reduces the switching activity and power. In HREM instead of processing single bit in a cycle, now two bits are decoded, which reduces the switching activity to half as compared to REM.In this method we are

using a property of trellis. Initial state can be first traced back through an m cycle. Then contents of initial state transfer to current state and the next m bits of the register is the m bits of current state itself as shown in fig.4.



. Figure 4. Hybrid Register Exchange Method

VI. SIMULATION RESULTS

The modules of viterbi decoder like ACSU and Register exchange blocks are designed and verified for various combinations

Set 1		3.157301 us			
Name	Value	10 us 11 us 12 us 13 us 14 us 14 us 15 u			
l <mark>n</mark> cik	1				
l <mark>e</mark> res	0				
l <mark>a</mark> inp	0				
🕨 🎆 ctrl[1:0]	00	00			
▶ 🌃 eop[1:0]	00	UU X 00 X 11 X 10 X 00 X 01 X 00 X 10 X 1			
la sout	0				
🕨 👹 pout[11:0]	011010111100	<u>00000000000</u> <u>000</u> <u>000</u> <u>000</u> <u>000</u> <u>000</u>			
Un zero	0				
tonoise[1:0]	00	UU X 00 X 11 X 10 X 00 X 01 X 00 X 10 X 01 X 10 X 11 X 00			
🕨 🍢 rc[1:0]	00	UU X 00 X 11 X 10 X 00 X 01 X 00 X 10 X 01 X 10 X 11 X 00			
🕨 🧏 m0[3:0]	0000	(_X 0000 X0010) 0011 X0010 X0011 0010 0011 X 0010 0000			
🕨 🍢 m1[3:0]	0010	(
🕨 🌄 m2[3:0]	0011	(
🕨 🍢 m3[3:0]	0011	(
🕨 🍢 dec[3:0]	0000	(x) 0000 (x) 1111 (x) 0000 (x) 1111 (x) 0000 (x) 1111 (x) 0000 (x)			
🕨 🎆 count[3:0]	0011	(
		X1: 3.157801 us			

. Figure 5. Simulatin Result REM for input bit sequence 011010111100

34		3.161750 us		
Name	Value	10 us 1 us 2 us 3 us 4 us 5 us		
l <mark>e</mark> di	1			
e res	a			
1 inp	a			
tr[1:0]	00	10		
▶ 🍓 eop[1:0]	00	W (00 (11) 10 (00 (01 (00 (10 (10 (10 (11)) 00 (11)) 00		
la sout	0			
pout[11:0]	011010111100			
2erp	0			
tonoise[1:0]	00	(W)(00)(11)(10)(01)(00)(10)(01)(01)(11)(00)(01)(01		
rc[1:0]	00	(W)(00)(11)(10)(00)(01)(01)(10)(11)(01)(01		
[0:6]Din 👹 🖌	0000			
▶ 🌠 n1[3:0]	0010			
🕨 🙀 n2[3:0]	0011			
[0:6]En 🐕 📢	0011	0000 0001 0001 0000 0001 0000 0001 0000 0000 0000 0000 0000 0000 0000 0000		
▶ 🙀 dec[3:0]	0000	()(0000 (111)(0000)(1111)(0000) (1111)(0000 (1111)(0000 (1111)(0000) (1111)(0000 (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (11110)(1111)(0000) (1111)(0000) (1111)(0000) (1111)(0000) (1111)(
tount[3:0]	0011	(סוסס) (הסס) (סוסו (הוסט) (סוסו (הוסט) (סוס) (הוסט (סוסט (הוסט (סוסט) (סוסו (רוסט (סוסט (הוסט (סוסט (
• • outp[11:0]	011010111100			
		X1: 3.160750 us		

. Figure 6. Simulation Result HREM for input bit sequence 011010111100

Table I. Result of Power Measurment

Methods	REM	HREM
Power Dissipation (Watts)	0.035	0.029

IV.CONCLUSION

In this paper we designed viterbi decoder for low power consumption using Register exchange and Hybrid register exchange method for constraint length K=3 and code rate 1/2. The design of viterbi decoder is simulated using Xilinx tool and power is analyzed using Xilinx power analyzer. For the given sequence of inputs it has been observed that the power consumption in HREM is less as compared to REM.

REFERENCES

- [1]. Viterbi, A. J, "A personal history of the Viterbi algorithm," signal Processing Magazine, IEEE, Volume23, Issue4, July2006, pp.120–142
- [2]. G. David Forney "The Viterbi algorithm," Proc.IEEE, Volume 61, No.3, pp.268-278, March 1973.
- [3]. Inyup kang, "Low power Viterbi Decoder for CDMA Mobile Terminals," IEEE Journal of solid state circuits, Volume33, No.3, March 1998
- [4]. B Javedi, MNaderi, H Pedram, A.Afazal- Kusha and M.K.Akbari. "Asynchronous Viterbi Decoder for Low-Power Wireless Applications," Springer – Verlag Berlin Heideberg PATMOS 2003, LNCS 2799, pp.471–480
- [5]. Mohamed Kawokgy C. André T. Salama," Low Power Asynchronous Viterbi Decoder for Wireless Applications," International Symposium on low power Electronics and Design (ISPELD) 2004.

- [6]. Wing-Kin Chan, Chiu-Sing Choy, Cheong-Fat Chan and Kong-Pang Pun 'An asynchronous SOVA decoder for wireless communication Applications," IEEE 2004
- [7]. Mohamed Kawokgy, C. André T. Salama 'A Low-Power CSCD Asynchronous Viterbi Decoder for Wireless Applications", International Symposium on low power Electronics and Design (ISPELD), August 27-29 2007, Portland, Oregon USA
- [8]. Xuguang Guan, Duan Zhou, Dan Wang, Yintang Yang, Zhangming Zhu. 'A Case Study on Fully Asynchronous ACS Module of Low-power Viterbi Decoder for Digital Wireless Communication Applications", International conference on Computational Intelligence and Natural Computing, IEEE 2009
- [9]. T.kalavati Devi and C Venkatesh 'High Performance and Low Power VLSI Architecture of Viterbi Decoder using Asynchronous QDI Techniques', International Journal of Recent Trends in Engineering, Vol 2,No.6,November 2009
- [10]. S. L. Haridas, N. K. Choudhari, "Very Low Power Viterbi Decoder Employing Minimum Transition and Exchange-less Algorithms for Multimedia Mobile Communication", International Journal of Advanced Computer Science and Applications (IJACSA), Vol. 2, No. 12, 2011.
- [11]. S.L.Haridas, N.K.Choudhari 'Design of Viterbi Decoder with Minimum Transition Hybrid Register Exchange Processing' International Conference and Workshop on Emerging Trends in Technology, ICWET 2010- TCET, Mumbai, India