Analysis of 6T-SRAM Cell Designs Using MOS and FGMOS for Low Power Applications

Sneha Sharan

Dept. of Electronics and Communication Engineering Indira Gandhi Delhi Technical University For Women, Delhi, India

Anshu Chandra

Dept. of Electronics and Communication Engineering Indira Gandhi Delhi Technical University For Women, Delhi, India

Abstract-SRAM (Static Random Access Memory) is a type of semiconductor memory that uses two cross coupled CMOS inverter to store each bit. It is the main part of cache, therefore its power dissipation reduction is the main concern. Last one decade has shown intensive research for reducing power dissipation and delay. The present work aims to reduce leakage power without affecting the logic state of SRAM cell. Power dissipation and delay, simulation in read and write operation of SRAM cell has been performed to analyze the results. Furthermore, analysis has been done for the SRAM cell by using forced stack transistor technique and sleep transistor technique. The simulation has been done using SPICE for 180nm, 90nm, 65nm, 45nm and 32nm CMOS technology nodes. The supply voltage 0.35V is used for sub threshold operation. Results indicate that use of FGMOS in place of MOS in SRAM cell reduces power dissipation and delay.

Keywords-MOS, FGMOS, Write delay, Read delay, Power Dissipation, Supply voltage.

I. INTRODUCTION

SRAMs are widely used for mobile application because of their ease of use and low power dissipation. The demand for low power devices has been increases tremendously in recent years. The aggressive scaling of CMOS device achieves higher density, improved performance and lower power consumption. Transistor delay time decrease per technology results doubling of performance. To keep the power consumption under control, the supply and threshold voltages have been scaled down. However, scaling of threshold voltage results in increasing of the sub threshold leakage current [1-2]. The threshold voltage and oxide thickness decreases when we decrease the supply voltage. Tremendous increase in device density and reducing threshold voltage results in vigorous increase in the leakage power.

Semiconductor memories have always been of interest to VLSI designers. It has been observed from literature that the bit-line parasitic capacitance increases when the memory capacity is increased which in turn slows down voltage sensing and depreciate the bit-line voltage swings energy. This results in slower and more energy greedy memories [2].

II. LITERATURE REVIEW

A. 6T-SRAM

Figure 1 shows the structure of the Basic six transistor 6T-SRAM. The memory cell consists of two cross coupled CMOS inverters, and two transistors to access. When a word line is activated the access transistors are turned on for read or write operation, which connect the memory cell to the complementary bit line columns. The power dissipation in this case is very high. Therefore, other design techniques are used for reducing the power dissipation [3].



Figure1. Basic 6T-SRAM

B. SRAM With Sleep Transistor Technique

In the sleep transistor technique, the sleep transistor are used at two different position one pMOS transistor and one nMOS transistor in series with the transistors of cell so that virtual ground and virtual power supply is formed [4]. In active mode to make the circuit functions correctly, the sleep transistor is turned on, whereas in sleep mode the sleep transistor is turned off which makes the source nodes of the gates float and thus cutting off the leakage path. The power dissipation reduction is due to mainly 2 reasons- stacking of transistors and low sub-threshold leakage current of high Vth.



Figure 2. SRAM using sleep transistor technique

C. SRAM With Stack Technique

In this technique existing transistor is breakdown into two half size transistors. Figure 3 shows its structure. In stack technique when the both half size transistors are turned off simultaneously, reverse bias is induced between them which results in reducing the sub-threshold leakage current. However, due to divided transistors delay increases significantly which limits the usefulness of the approach. Wake-up overhead caused by sleep transistors is reduced by placement of alternating sleep transistors. Thus, number of sleep transistors used in the stack technique is less than that in the original sleep approach.



Figure 3. SRAM cell using forced stack transistor technique

III. SRAM DESIGN TECHNIQUES USING FGMOS

Figure 4, 5, 6 shows the circuit implementation of SRAM design techniques using FGMOS. This technique is basically normal MOS transistors only but with shifted threshold potential [6]. A capacitance connected to the gate of the MOSFET, also known as the floating gate capacitance, introduces the shift in the threshold potential by node voltage and hence decreases the power dissipation. Due to this, gate of the transistor is said to be floating.



Figure 4. SRAM using FGMOS transistor technique



Figure 5. SRAM using FGMOS transistor technique with sleep transistor



Figure 6. SRAM using FGMOS transistor technique with stack transistor

IV. RESULTS AND DISCUSSION

Simulations in this study are performed for 180nm, 90nm, 65nm, 45nm, and 32nm technology nodes using SPICE simulator. The results obtained for the power dissipation and delay analyses carried out during read and write operations in SRAM using MOS and FGMOS are presented in this section. To dealt with sub threshold operation we use V_{dd} =0.35V for all technology and techniques in this analysis. This reduces the power dissipation, making the SRAM cell applicable for low power applications, and the use of FGMOS further decreases the power dissipation and delay of the SRAM cell.



Figure 7. Power dissipation verses different technology nodes for various techniques using MOS.

From the above figure, it is seen that the basic 6T-SRAM cell consumes more power as compared to sleep technique and forced stack technique. It is also seen that sleep technique has least power dissipation compared to the other techniques. So in terms of power dissipation, sleep technique gives us the best performance.



Figure 8. Power dissipation verses different technology nodes for various techniques using FGMOS.

Figure 8. shows the power dissipation variation for the three SRAM design techniques using FGMOS. From the figure, it is seen that the basic 6T-SRAM cell consumes more power as compared to sleep technique and forced stack technique. It is also seen that in most of the technology nodes the forced stack technique has least power dissipation compared to the other techniques. So when we use FGMOS in place of MOS forced stack technique gives us the best performance. Moreover from figure 7 and figure 8, we can see that the use of FGMOS in place of MOS in SRAM decreases the power dissipation and increases the performance.



Figure 9. Delay variation for the three SRAM cell design techniques using MOS and FGMOS during read operation (180nm).

Figure 9. Shows the read delay variation for the three techniques using MOS and FGMOS in 180nm technology node. From the figure, it is seen that techniques using FGMOS shows considerable decrease in read delay as compared to techniques using MOS. Among different techniques 6T-SRAM and sleep technique has more read delay as compared to stack design techniques for SRAM cell.



Figure 10. Delay variation for the three SRAM cell design techniques using MOS and FGMOS during write operation (180nm).

Figure 10. Shows the write delay variation for the three techniques using MOS and FGMOS in 180nm technology node. From the figure, it is seen that techniques using FGMOS shows considerable decrease in write delay as compared to techniques using MOS. Among different techniques 6T-SRAM and sleep technique has more write delay as compared to stack design technique for SRAM.

Technology nodes	6T-SRAM	SLEEP	STACK
180nm	371	277	341
90nm	223	141	171
65nm	106	86.3	95
45nm	73.2	64	68
32nm	57.0	51.5	54

TABLE I: POWER DISSIPATION FOR VARIOUS TECHNIQUES USING MOS (nW)

Table-I shows the power dissipation for various techniques using MOS in active mode and it can be seen that as compared to other techniques sleep gives the least power dissipation. For example, average power dissipation is 277nW, 141nW, 86.3nW, 64nW and 51.5nW for 180nm, 90nm, 65nm, 45nm and 32nm technology nodes respectively which is much less than the power dissipation for 6T-SRAM and forced stack technique.

Technology nodes	6T-SRAM	SLEEP	STACK
180nm	254	160	133
90nm	106	79.2	95
65nm	86.3	73.2	70.2
45nm	64	68.2	62.4
32nm	57.1	60.2	55.8

TABLE II: POWER DISSIPATION FOR VARIOUS TECHNIQUES USING FGMOS (nW)

Table-II shows the power dissipation for various techniques using FGMOS in active mode and it can be seen that forced stack technique gives the least power dissipation as compared to other techniques.

TABLE III: DELAY DURING READ OPERATION FOR VARIOUS TECHNIQUES USING MOS AND FGMOS FOR 180nm TECHNOLOGY

SRAM design techniques using MOS	Read delay (us)	SRAM design techniques using FGMOS	Read delay (us)
6T-SRAM	2.158264	6T-SRAM	1.9026
SLEEP	2.1554	SLEEP	1.879
STACK	2.149164	STACK	1.8182

TABLE IV: DELAY DURING WRITE OPERATION FOR VARIOUS TECHNIQUES USING MOS AND FGMOS FOR 180nm TECHNOLOGY

SRAM design techniques using MOS	Write delay (us)	SRAM design techniques using FGMOS	Write delay (us)
6T-SRAM	1.889	6T-SRAM	0.409
SLEEP	1.719	SLEEP	0.3446
STACK	1.65	STACK	0.319

Table-III shows the delay for read operation for various techniques using MOS and FGMOS for 180nm technology node and Table-IV shows the delay for write operation for various techniques using MOS and FGMOS. From these two tables it can be observed that forced stack technique shows the least read and write delay as compared to 6T-SRAM and sleep technique and also that the use of FGMOS in place of MOS considerably decrease the read and write delay.

V. CONCLUSIONS

In the present work the power dissipation is computed for different SRAM cell design techniques using MOS and FGMOS. Sub threshold operation is performed which helps to attain low power applications. It has been observed that sleep transistor technique shows minimum power dissipation as compared to the conventional 6T-SRAM cell and stack transistor technique when we use MOS and when we use FGMOS the stack transistor technique shows minimum power. In case of delay measurement, it is observed that stack transistor technique provides the least delay in comparison to the conventional 6T-SRAM and sleep transistor technique using MOS and FGMOS. We can see that the use of FGMOS in place of MOS considerably decreases the power dissipation and delay of the SRAM cell.

Thus, simulation result provides that using FGMOS in place of MOS decreases power dissipation and delay, therefore SRAM using FGMOS can be preferred. Moreover the power dissipation of sleep transistor technique and

smallest average delay of stack transistor technique shall be used to design a new SRAM circuit technique using MOS to enhance the overall performance and in case of FGMOS we shall go for stack transistor technique as it has least power dissipation and delay and hence the overall performance can be enhanced.

REFERENCES

- [1] V.De and S.Borker, "Technology and design challenges for low power and design", 1999, pp.163-168.
- [2] Singh, J.Pradhan, D.Hollis, S.and Mohanty, S.P.,"A single ended 6T SRAM cell design for ultra-low-voltage application", IEICE Electron. Express, 2008, 5,(18), pp.750-755.
- [3] S.Laksmi Narayan, Reeba Korah, N Krishna Kumar, "A novel sleepy stack 6T-SRAM cell design for reducing leakage power in submicron technologies", International Conference on Communication and Signal Processing, April3-5, 2013, India, IEEE, pp. 753-757, 2013.
- [4] Jun Cheol Park, Vincent Mooney, "Sleepy Stack Leakage Reduction", IEEE Trans.on Very Large Scale Integration(VLSI) Systems.Vol.13,Nov 2006.
- [5] Jon Alferdsson, S. Aunet, B. Oelmann, "Basic speed and power properties of digital floating- gate circuits operating in subthreshold", Department of Information Technology and Media, Mid Sweden University, SE-851 70, Sundsvall, SWEDEN.
- [6] Carlos Ortega, Jonathan Tse, and Rajit Manohar,"Static Power Reduction Techniques for Asynchronous Circuits"IEEE Symposium On Asynchronous Circuits and System, 2010.
- [7] Adera Calimera, Enrico Macii and Massimo Poncino" Power-Gating: More than Leakage Savings" IEEE Trans. on VLSI 2011.
- [8] Gaurav Dixit, Shyam Akshe,"Leakger reduction in 7T using Svl scheme", second IEEE international Conference on Advanced Computing & Communication Technologies at IEEE Computer Society, pp.339-342, 2012.
- Sanjeev K. Jain , Pankaj Agarwal "A Low Leakage and SNM Free SRAM Cell Design in Deep Sub micron CMOS Technology" Proceedings of the 19th International Conference on VLSI Design (VLSID'06)
- [10] E. Grossar, M. Stucchi, K. Maex, et al., "Read stability and write-ability analysis of SRAM cells for nanometer technologies," IEEE Journal of Solid-State Circuits, vol. 41, no.II, Nov. 2006, pp. 2577-2588.
- [11] N. Azizi, F. Najm, and A. Moshovos, "Low-leakage asymmetric-cell SRAM," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 4, Aug. 2003, pp. 701-715.
- [12] A. 1. Bhavnagarwala, X. Tang, and 1. Meindl, "The impact of intrinsic device fluctuations on CMOS RAM cell stability," IEEE Journal of Solid-State Circuits, vol. 36, no. 4, Apr. 2001, pp. 658-665.
- [13] AchiranshuGarg, Student Member, IEEE, and Tony Tae-Hyoung Kim, Member, and IEEE, "SRAM Array Structures for Energy Efficiency Enhancement" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 60, NO. 6, JUNE 2013.
- [14] Manpreet Kaurl, NavdeepKaur, Amit Grover, Neeti Grover, "Different SRAM Cells Using Low Power Reduction Techniques," nnovative Systems Design and Engineering ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)Vol.5, No.5, 2014.
- [15] Andrei Pavlov & Manoj Sachdev, "CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies". Intel Corporation, University of Waterloo, 2008 Springer Science and Business Media B.V., pp:1 2002.