FPGA Implementation of Multiplierless 2D DWT Architecture for Image Compression

Divakara S S, Research Scholar, J.S.S. Research Foundation, Mysore

Cyril Prasanna Raj P
Dean(R&D), MSEC, Bangalore

Thejas M S
Assistant Professor
Coorg Institute Of Technology, Ponnampet.

Abstract: In this paper a novel architecture for DWT computation of input image of size greater than 512 x 512 is designed and implemented on FPGA. Bior4.4 or 9/7 filters coefficients are scaled to integer values and rounded-off to nearest integer, the input image samples are multiplied with the rounded-off coefficients using shift operation. The shift operation replaces multiplication operation for computation of 2D image coefficients and are computed using a pipelined architecture that is realized on XILINX FPGA. The designed architecture operates at a maximum frequency of over 231.192 MHz and consumes area less than 30% of the CLB resources on FPGA with power consumption of 0.04325mW.

Index Terms: Image compression, 2DDWT, FPGA, High speed, low power, multiplierless architecture, pipelined architecture.

I. INTRODUCTION

The advantages of the wavelet transform over conventional transforms, such as the Fourier transform, are now well recognized. Because of its excellent localizing ability in time-frequency domain, wavelet transform is remarkable and extensively used for signal analysis, compressing and deionizing. Defining DWT, Mallat [1] provided possibility of its digital hardware or software implementation. The Discrete Wavelet Transform (DWT) performs a multi resolution signal analysis which has adjustable locality in both the space (time) and frequency domains [1]. Unlike the Fourier transform, the wavelet transform has many possible sets of basis functions. Using finite impulse response (FIR) filters and then subsampling is the classical method for implementing the DWT. Due to the large amount of computations required, there have been many research efforts to develop new rapid algorithms [2]. In 1996, Sweldens presented a lifting scheme for a fast DWT, which can be easily implemented by hardware due to significantly reduced computations [3]. Due to the intensive computations involved with this transform, the design of efficient VLSI architectures for a fast computation of the transforms have become essential, especially for real-time applications and those requiring processing of high-speed data. All the architectures in [4-10] aim at providing high-speed computation of the DWT using resource-efficient hardware.

Due to recent advances in the technology, implementation of the DWT on Field Programmable Gate Array (FPGA) and Digital Signal Processing (DSP) chips has been widely developed. The main challenges in the hardware architectures for 2-D DWT are the processing speed and the number of multipliers and adders.

DWT architecture

As shown in Figure 1, DWT computation based on convolution algorithm is implemented using multiplication and accumulation unit as shown in Figure 1.
In the conventional architecture for DWT based on convolution algorithm, the input samples are sequentially processed by multiplying the input samples with the filter coefficients $A[n]$, and accumulating the samples to compute $Y[n]$. The DWT filters for Biorthogonal 9/7 wavelet consists of 9 filter coefficients and 7 filter coefficients for low-pass and high-pass respectively. For every output sample computation due to the sequential approach in the MAC operation, the latency is 9 clock cycles and 7 clock cycles for low-pass and high-pass computation. The throughput without pipeline is 9 clock cycles and 7 clock cycles respectively. For every clock cycle multiplication and addition need to be performed and hence the clock frequency of multiplier and adder should be 10 times higher (10 bit multiplier and adder) than the clock frequency of input data. In order to reduce the computation complexity and improve the throughput, a modified algorithm is proposed in this work. The rest of the paper is organized as follows: section II details about the modified architecture for 1D DWT computation. Section III discusses about the results and discussion. Section IV describes the conclusion.

II. MODIFIED ARCHITECTURE FOR 1D DWT COMPUTATION

The LPF outputs are $Y_{L0} = X_0 L_0 + X_1 L_1 + X_2 L_2 + X_3 L_3 + \ldots \ldots X_8 L_8; Y_{L1} = X_1 L_0 + X_2 L_1 + X_3 L_2 + X_4 L_3 + X_5 L_4 + X_6 L_5 + X_7 L_6 + X_8 L_7$. Similarly $Y_{L8} = X_0 L_0 + X_1 L_1 + X_2 L_2 + X_3 L_3 + X_4 L_4 + X_5 L_5 + X_6 L_6 + X_7 L_7 + X_8 L_8$. For Bior 9/7, filter coefficients are symmetric, i.e, $L_0 = L_8, L_1 = L_7, \ldots$. Hence the output can be rewritten as $Y_{L8} = (X_0 + X_8) L_0 + (X_1 + X_7) L_1 + (X_2 + X_6) L_2 + (X_3 + X_5) L_3 + X_4 L_4$ which can be represented as $Y_{L8} = X'_{L8} L_8 + X'_{L7} L_7 + X'_{L6} L_6 + X'_{L5} L_5 + X'_{L4} L_4$ where $X'_{L0}=X_0 + X_8$.

Based on the modified equation for $Y_{L8}$ the modified architecture is derived as shown in Figure 2. The architecture consists of input memory, rearranged input memory, adder, intermediate register and processing unit for multiplication and accumulation, output memory.

The input data $[X_0 \rightarrow X_8]$ is rearranged as in rearranged memory, the data is read and accumulated in the adder and stored in the O/P SISO. The samples $[X'_{L0} \rightarrow X'_{L8}]$ are multiplied to obtain the LPF O/P. The LPF equation is written as in (1), after substituting filter coefficients.

Above expression can be rewritten as,

\[ Y_{L8} = X_{10}^1[8 - 2] + X_{11}^1[-8 + 2] + X_{12}^1[-32 + 4] + X_{13}^1[64 + 32] + X_{14}^1[256 - 32]. \] (2)

The filter coefficients 10, -6, -28, 97, 218 are expressed in multiples of 2, which are expanded as:

\[ Y_{L8} = X_{10}^1[8 - 2] - X_{11}^1[8 + 1] - X_{12}^1[8 + 4] + X_{13}^1[32 + 8] + X_{14}^1[64 + 32] + X_{15}^1[256 - 32] \] (3)

The input samples are to be multiplied by the modified filter coefficients, which can be realized by performing left shift operation as indicated in (4).

\[ Y_{L8} = [X_{10}^1<< 3] - [X_{10}^1<< 1] - [X_{11}^1<< 3] + [X_{11}^1<< 1] - [X_{12}^1<< 6] + [X_{12}^1<< 5] + [X_{13}^1<< 8] - [X_{14}^1<< 5] \] (4)

The filter coefficients 97 and 218 are rounded off to 96 and 224 in order to achieve left shift in multiples of 2. Based on the modified equation in (4), the LPF architecture is realized and Figure 3 shows the architecture of proposed logic for \( Y_{L8} \) computation.

![Multiplierless DWT LPF architecture](image)

The left shift operations are performed by barrel shifter logic and this is faster and does not require clock. The adders are realized to operate in parallel, thus reducing delay in computation. Similarly the HPF computation is designed as in equation (5) – (9)

\[ Y_{H6} = H_0 X_0 + H_1 X_1 + H_2 X_2 + H_3 X_3 + H_4 X_4 + H_5 X_5 + H_6 X_6 \] (5)

\[ Y_{H6} = [X_0 + X_6] H_0 + [X_1 + X_1] H_1 + [X_2 + X_4] H_2 + H_3 X_3 \] (6)

\[ Y_{H6} = X_0^1 H_0 + X_1^1 H_1 + X_2^1 H_2 + X_3^1 H_3 \] (7)

\[ Y_{H6} = X_{10}^1 [-17] + X_{11}^1[10] + X_{12}^1[107] + X_{13}^1[-202] \]

\[ = X_{10}^1[-16 - 1] + X_{11}^1[-3 - 3] + X_{12}^1[128 + 64 + 8] + X_{13}^1[128 - 16] \] (8)

\[ Y_{H6} = [X_{10}^1<< 0] - [X_{11}^1<< 3] - [X_{12}^1<< 1] + [X_{12}^1<< 7] - [X_{12}^1<< 4] + [X_{13}^1<< 8] \]

\[ + [X_{13}^1<< 5] + [X_{13}^1<< 3] \] (9)
The coefficients 107 and 202 are rounded to 112 and 200 respectively. The modified architecture is realized based on the above equations using shifters and is shown in Figure 4. The top level architecture for 2D DWT processor is implemented using the modified 1D-DWT architecture discussed in Figure 3 and Figure 4. The 2D-DWT processor consists of input memory, output memory and three 1D-DWT processors as shown in Figure 5.

HDL code for 1D DWT processor, input memory and output memory is developed and are integrated to top module. The top module is verified using test bench written in Verilog and with set of input vectors. The simulation results and synthesis results are obtained using Xilinx ISE.

III. RESULTS AND DISCUSSION
The input $x_i$ is of 8 bits; clock and reset are the other inputs. The outputs obtained were $a_i$ and $d_i$ which were of 16 bit signed outputs with the consideration of scaling. The negative values of outputs were obtained in 2’s complement form. In one clock cycle, the corresponding values of $a_i$ and $d_i$ were obtained for each value of $i$. Verilog code for DWT was synthesized using Xilinx with the Virtex-5 device having gate capacity 110 million gates and the RTL schematic obtained is as shown in the Figure 6. Figure 7 shows the 2D-DWT architecture using the proposed architecture.
The synthesis results obtained are verified with various constraints options provided in the tool. The default options were producing best results. The area report in terms of slices, the power report and timing report have been generated and are reported in this work. A comparison of the hardware utilization and computation time of the proposed architecture with other various architectures of [4-10] for an image of 512 x 512 are reported in Table I.

The performance of the proposed architecture is now compared with various architectures in terms of the FPGA implementation results available in the literature. The FPGA implementation results for the architectures presented in [4]-[10] are listed in Table II.

From the comparison results it is demonstrated that the proposed architecture consumes very less resources, as the multipliers are replaced with shift operations, the operating frequency is increased to 231.192 MHz and power dissipation is reduced by setting the low power constraints. One of the major challenges in the design is data synchronization in DWT computing, as the shift operations are used for multiplication operation, it is mandatory to carefully design the control unit to keep track of the data output and read the data into register for further computation and hence there is need for a predesigned control logic to monitor the data flow logic.

IV. CONCLUSION

From the simulation results, it is demonstrated that minimum of 7-10 bits are required number representation for hardware realization. The DWT processor is realized using a modified algorithm that reduces the number of computation by half by exploiting the symmetric property. The filter coefficients obtained after quantization are rounded to represent the filter coefficients, so that the quantization noise does not impact the gain by more than 20 dB. Multiplication is realized using shift left operations. The modified algorithm is realized using HDL and 1D-DWT processor and 2D-DWT processor were implemented on FPGA. The results demonstrate improvement in area and speed performances without loss and hence are suitable for lossless image compression.

REFERENCES

### TABLE 1

<table>
<thead>
<tr>
<th>Architecture</th>
<th>No. of multipliers</th>
<th>No. of adders</th>
<th>Storage size</th>
<th>Filter type</th>
<th>No. of clock cycle</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Recursive Architecture[4]</td>
<td>12</td>
<td>16</td>
<td>4N</td>
<td>1-D(9/7)</td>
<td>N+N</td>
<td>T,N'</td>
</tr>
<tr>
<td>Generic folded[5]</td>
<td>6J(2)</td>
<td>6J(1+log(J/2))</td>
<td>5(J-1)N/3</td>
<td>1-D</td>
<td>N'</td>
<td>T,N'</td>
</tr>
<tr>
<td>Symmetrically Extended[6]</td>
<td>L/2=L/4+L/8</td>
<td>2(L/2)+L/4+L/8</td>
<td>(L+0.5)N</td>
<td>1-D</td>
<td>1.5N'</td>
<td>1.5 T,N'</td>
</tr>
<tr>
<td>Parallel FDWT[7]</td>
<td>12</td>
<td>16</td>
<td>3N/2</td>
<td>1-D(9/7)</td>
<td>N'</td>
<td>T,N'</td>
</tr>
<tr>
<td>Parallel Probe. 4[8]</td>
<td>96</td>
<td>240</td>
<td>(4N=32J+256)(on chip delay units) (8N=+128(j-1)) (off chip buffer)</td>
<td>2-D(L=4)</td>
<td>N^2/12</td>
<td>T,N^2/12</td>
</tr>
<tr>
<td>Arch2D-II[9]</td>
<td>L/2</td>
<td>L/2+L</td>
<td>N/A</td>
<td>2-D</td>
<td>2N^2/3</td>
<td>2T,N^3/3</td>
</tr>
<tr>
<td>Pipeline[10]</td>
<td>11L^2/4</td>
<td>11log(L^2)/2+9</td>
<td>3L+3L^2(on chip delay units) 3NL^2+(N^2)/128(off chip buffer)</td>
<td>2-D</td>
<td>N^2/2</td>
<td>T,N^2/2</td>
</tr>
<tr>
<td>Proposed</td>
<td>0</td>
<td>9N'</td>
<td>Distributed ram</td>
<td>2-D(9/7)</td>
<td>N'</td>
<td>T,N'</td>
</tr>
</tbody>
</table>

* Not available

### TABLE II

<table>
<thead>
<tr>
<th>Architecture</th>
<th>Image size(N)</th>
<th>No. of CLB Slices</th>
<th>RAM size(bits)</th>
<th>f_{max} (MHz)</th>
<th>Time(ms)</th>
<th>Area x Time*</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>Recursive Architecture[4]</td>
<td>512</td>
<td>879</td>
<td>10N</td>
<td>50</td>
<td>5.3</td>
<td>4659</td>
<td>XC2V250</td>
</tr>
<tr>
<td>Generic folded[5]</td>
<td>256</td>
<td>4720</td>
<td>10X(4K)</td>
<td>75</td>
<td>0.874</td>
<td>4125</td>
<td>Virtex 600E-8</td>
</tr>
<tr>
<td>Symmetrically Extended[6]</td>
<td>512</td>
<td>2559</td>
<td>17X(18K)</td>
<td>44.1</td>
<td>9</td>
<td>23031</td>
<td>XC2VS000</td>
</tr>
<tr>
<td>Parallel FDWT[7]</td>
<td>512(J=5)</td>
<td>1700</td>
<td>3N/2</td>
<td>171.8</td>
<td>3.1</td>
<td>5270</td>
<td>Virtex 2</td>
</tr>
<tr>
<td>Parallel Probe. 4[8]</td>
<td>Implementation results not available</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Arch2D-II[9]</td>
<td>512</td>
<td>4348</td>
<td>24X(18K)</td>
<td>105</td>
<td>1.7</td>
<td>7392</td>
<td>Virtex2000E</td>
</tr>
<tr>
<td>Pipeline[10]</td>
<td>512(J=6)</td>
<td>2842</td>
<td>8X(18K)</td>
<td>135</td>
<td>0.97</td>
<td>2757</td>
<td>XC2VP30</td>
</tr>
<tr>
<td>proposed</td>
<td>512</td>
<td>1060</td>
<td>Distributed ram</td>
<td>231.192</td>
<td>0.04325</td>
<td>46</td>
<td>5vylx110tflf1136</td>
</tr>
</tbody>
</table>

*The value of area in the calculation of area–time product is replaced by the number of CLB slices since the former is proportional to the latter.